



# Concepts of Designing and Implementation of Systems

1



**Dr. KRISHNA RAJ**  
**Professor and Head,**  
**Dept. of Electronics Engineering**  
**&**  
**Dean of Incubation Hub**  
**H.B.T.U. Kanpur**  
**[Kraj\\_biet@yahoo.com](mailto:Kraj_biet@yahoo.com)**



# System? DEFINITION

- A collection of parts that work together to achieve a goal/task
- A set of objects and relationships among the objects viewed as a whole and designed to achieve a purpose



Effective Methodology ? :System      Effectiveness = f (Human skills, software, hardware)

## Developing an Efficient Algorithm



STFT

CWT/DWT

Basis functions vary in frequency (called "scale") as well as spatial extend: High frequency basis covers a smaller area

: Low frequency basis covers a larger area

## QUANTIZATION AND ANALYSIS

Implementation

Code for Algorithm } Program :  
Mixed C & Assembly for TMS320c6713 ]

IDE


Loading the program to processor

## DERIVATION (Realization)

$$y(i, j) = -\sum_{k=1}^{n-1} b_k \frac{d^k y}{dt^k} + \sum_{k=0}^{m-1} b_k \frac{d^k y}{dt^k}$$

$$y(i, j) = -\sum_m \sum_n b_{m,n} y(i-m, j-n) + \sum_m \sum_n a_{m,n} x(i-m, j-n)$$

$$\left[ y(n) = -\sum_{k=1}^N b_k y(n-k) + \sum_{k=0}^M a_k x(n-k) \right]$$



Matlab

## APPOXIMATION (Design Criteria)

(Approximation)  
FIR(Equiripple, Least-squares, window, Constr. Least-squares, Complex Equiripple, Maximally Flat, Least Pth-norm, constrained Equiripple, Generalized Equiripple, Constr. Band Equiripple, Interpolated FIR)



Methods  
(Approximation)  
Analog → Digital

- Butterworth
- Chebyshev I
- Chebyshev II
- Elliptic
- Maximally Flat
- Least Pth-norm
- Constr. Least Pth-norm




Algorithm for the computation of coeffs & Enhancement of the Designed Algorithm



# Concepts of Designing and Implementation of Systems



Performance Analysis?  
To Design Efficient System





# Concepts of Designing and Implementation of Systems

**Definition** → Mathematical Equation(s) → TF → PZ



4

**Characteristics** : Time domain → Impulse response, Step response

: Frequency domain → Amplitude response, Frequency response

**Structure** : BDG, SFG, DFG, DG

**Design** (computation of coefficients)



Researchers, scientists, developers




Engineers that build things

**Our objective: Developing an Efficient DSP Algorithm : DFG**



- **Critical path** the path with the longest computation time among all paths that contain zero delays
- **Pipelining** increases the clock speed or sample speed
- **Parallel Processing** Converts a (SISO) system to (MIMO) system via parallelism
- **Retiming** used to change the locations of delay elements i.e. to increase the clock rate of a circuit by reducing the computation time of the critical path.
- **Folding** to create a new program describing more than one iteration of the original program.
- **Unfolding** Used to reduce the number of hardware functional units (FUs) by a factor of N at the expense of increasing computation time by a factor of N



## Creating FIR Filters



### Quantization (i/p, coefficients, o/p, multiplicand, product, sum)










# Design and Implementation of Systems


## C6713 DSK Functional Block Diagram





## C6713 DSK Physical Layout



**TMS320C6713 DSK:**  
 digital inputs = 4 DIP switches  
 digital outputs = 4 LEDs  
 ADC and DAC = AIC23 codec



## Interfacing with real world



CODEC

# Concepts of Designing and Implementation of Systems

- Digital Signal Processing (DSP) .
- Digital Filters:
  - For appropriate reduction in power consumption and improvement in speed : Structures (Direct Form, Data broadcast, Cascade, Parallel and Transposed)
  - Major factors for Selection of specific realization : computational complexity, memory requirements and finite word length effect [1].
  - due to its absolute stability and linear-phase property FIR filters find extensive applications in mobile communication
  - for channel Equalization, matched filtering, and pulse shaping.
  - The complexity of FIR filter is mainly dominated by coefficient multiplication operation.

$$y[n] = \sum_{k=0}^{M-1} C_k x[n - k]$$

Multiple Constant Multiplication (MCM) approach. This method replaces all traditional multipliers by an MCM block following the transposed direct form structure

Numerical transformation techniques for reducing the complexity of computation. These transformations rely upon subexpression elimination to restructure the computation

Common Subexpression Elimination (CSE) method : to optimize the cost of multiplication

## Performance Analysis?

efforts towards developing algorithms for efficient implementation of FIR filters on Application Specific Integrated Circuit (ASIC) and Field programming gate Array (FPGAs)

• The core of the convolution is the multiplication operation, : efficient algorithm to optimize the cost of multiplication

MCM and MITM approaches : using basic binary number representation and Canonical signed digit (CSD) representation.

For further elimination in redundancy: Modified Iteration Matched (MITM) that efficiently performs bitwise match and then uses the pattern corresponding to the best match



## Algorithm to obtain CSD representation

$A' = a'_{w-1}, a'_{w-2}, \dots, \dots, a'_1, a'_0 = 2$ 's complement number

Its CSD representation is  $A = a_{w-1}, a_{w-2}, \dots, \dots, a_1, a_0,$

```
 $a'_{-1} = 0;$   
 $g_{-1} = 0;$   
 $a'_w = a'_{w-1};$   
for ( $i = 0$  to  $w - 1$ )  
{  
 $qi = a'_i \oplus a'_{i-1};$   
 $gi = \overline{gi - 1} qi;$   
 $ai = (1 - 2a'_i + 1)gi;$   
}
```

**Algorithm** : for **MCM** uses an iterative matching process :

Step.1 To express each constant (coefficient) in the set using a binary format (such as signed, unsigned, 2's complement representation).

Step.2 Determine the number of bit-wise matches (nonzero bits) between all of the constants in the set.

Step.3 Choose the best matches bitwise of these filter coefficients.

Step.4 Eliminate the redundancy from the best match bits.

Step.5 Return the remainders and the redundancy to the set of coefficients.

Step.6 Repeat Steps 2-4 until no improvement is achieved.

The **algorithm for MITM** uses a modified iterative matching process that consists of the following steps:

Step.1- normalize the filter coefficients and represent them in CSD form by applying CSD algorithm.

Step.2- find and eliminate any repetition of any constant and determining the number of bit-wise matches (nonzero bits)

Step.3- calculating the number of nonzero bits for all pairs of constants

Step.4- Choose the best matches

Step.5- The selected set of bits is based on criteria such as, its having the maximum number of bitwise matches and having the minimum number of nonzero bits. The set of bits used for choose the coefficients and applying the function of comparing.

Step.6- eliminate the redundancy of the filter coefficient by using shift and inverting the set of bits

Step.7- After finding the best match, the set of coefficient is updated


Step.8- Return the remainders and redundancy bits of the entire coefficients.

Step.9- Repeat Steps 2-8 until the iteration condition allows the algorithm to find common patterns amongst constants while at least one adder/subtractor can be saved.







**FIR1 filter design**  
 Consider the 4- tap FIR1 filter  
 $y(n) = 281x(n) + 665x(n - 1) + 206x(n - 2) + 200x(n - 3)$




*The transposed structure of an FIR filter of order =3.*

Filter	Algorithm	Adder (M)	Shifter	Optimization ratio	improvement ratio
FIR N=4 W=10	without algorithm	16	15	4.00	1.00
	MCM	12	8	3.00	1.33
	MITM	9	8	2.25	1.77






## Identification Process




## Quantification Process



## IMPLEMENTATION



### Computational Intelligence Methods



**Intelligent Assessment System**

- A multidisciplinary approach
  - Image Processing
  - Computer Vision
  - Material Mechanics
  - Artificial Intelligence
  - Structural Analysis/Methods
  - Mathematics

### Validation Process






# Design and Implementation of Systems

## Virtual Incubation Model

Institute





- Fast Processing Using Signed Digit Number System: Krishna Raj & Suman Lata , IndiaInternational Journal of Electronic Engineering, 2(1), 2010, pp. 173-175  
URL:<http://csjournals.com/IJEE/PDF%202-1/36.pdf>
- FPGA Implementation and Mask Level CMOS Layout Design of Redundant Binary Signed Digit Comparator, K Raj, B Kumar, P Mittal - IJCSNS International Journal of Computer Science and ..., 2009
- “A Review of CORDIC Algorithms and Architectures with Applications for Efficient Designing”, Rajkumar Tomar , Praveen Kumar Singh , Krishna Raj, International Journal of Scientific & Engineering Research, Volume 4, Issue 8, AUGUST 2013 ISSN 2229-5518.  
URL: <https://pdfs.semanticscholar.org/2b88/0881c4565ad6d0e81314c1a27d0e37f109a4.pdf>
- V. Awasthi and K. Raj, "Power performance analysis of compensated Cascaded Integrator Comb (CIC) filter in optimum computing," *2012 1st International Conference on Power and Energy in NERIST (ICPEN)*, Nirjuli, 2012, pp. 1-6.  
doi:10.1109/ICPEN.2012.6492323  
URL: <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6492323&isnumber=6492308>
- K. Raj, P. K. Singh and R. Tomar, "A review of low cost multiplier using CORDIC subsystem," *2012 2nd International Conference on Power, Control and Embedded Systems*, Allahabad, 2012, pp. 1-5.  
doi:10.1109/ICPCES.2012.6508092  
URL: <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6508092&isnumber=6508026>
- “A Comparison of Kalman Filter and Extended Kalman Filter in State Estimation”, Vishal Awasthi, and Krishna Raj; International Journal of Electronics Engineering, 3 (1), 2011, pp. 67– 71  
URL: [http://www.csjournals.com/IJEE/PFD3-1/Article\\_16.pdf](http://www.csjournals.com/IJEE/PFD3-1/Article_16.pdf)
- “Variational Techniques for Image Denoising: A Review”, Krishna Raj, Kapil Dev Tiwari, Vipul Goel, Pragya Gautam ,REF. NO. (IJRASET 9170), 2017, International Journal for Research in Applied Science & Engineering Technology (IJRASET ),5(vii) pp.: 2168-2172  
URL: <http://www.ijraset.com/files/serve.php?FID=9170>
- V. Gupta and K. Raj, "An efficient modified lifting based 2-D discrete wavelet transform architecture," *2012 1st International Conference on Recent Advances in Information Technology (RAIT)*, Dhanbad, 2012, pp. 832-837.  
doi:10.1109/RAIT.2012.6194532  
URL: <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6194532&isnumber=6194433>
- “Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering”, V Awasthi, K Raj - World Academy of Science, Engineering and Technology International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering Vol:8, No:9, 2014  
URL: <https://pdfs.semanticscholar.org/06d4/cfc0642a779c4a984973fe405af41674d61d.pdf>